LMK1D2108RGZT

Texas Instruments
595-LMK1D2108RGZT
LMK1D2108RGZT

Mfr.:

Description:
Clock Buffer Dual bank 8-channel output 1.8-V 2.5-V L LMK1D2108RGZR

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about ECAD Model.

In Stock: 227

Stock:
227 Can Ship Immediately
Factory Lead-Time:
6 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 250)

Pricing (CAD)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
$33.25 $33.25
$26.60 $266.00
$24.94 $623.50
$23.11 $2,311.00
Full Reel (Order in multiples of 250)
$22.23 $5,557.50
$21.70 $10,850.00
1,000 Quote
† $8.50 MouseReel™ fee will be added and calculated in your shopping cart. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Clock Buffer
RoHS:  
16 Output
2 GHz
575 ps
LVDS
VQFN-48
HCSL, LP-HCSL, LVCMOS, LVDS, LVPECL
2 GHz
1.71 V
3.465 V
LMK1D2108
- 40 C
+ 105 C
Brand: Texas Instruments
Development Kit: LMK1D1216EVM
Duty Cycle - Max: 55 %
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Operating Supply Current: 80 mA
Packaging: Reel
Packaging: Cut Tape
Packaging: MouseReel
Product: Clock Buffers
Product Type: Clock Buffers
Factory Pack Quantity: 250
Subcategory: Clock & Timer ICs
Type: LVDS Buffer
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CAHTS:
8542390000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99

LMK1D2106/LMK1D2108 LVDS Clock Buffer

Texas Instruments LMK1D2106/LMK1D2108 LVDS Clock Buffer is specifically designed for driving 50Ω transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin. The LMK1D2106 distributes with minimum skew one of two selectable clock inputs (IN0 and IN1) to 12 pairs of differential LVDS clock outputs (OUT0 through OUT11). Similarly, the LMK1D2108 distributes 16 pairs of differential LVDS clock outputs (OUT0 through OUT15). Each buffer block consists of one input and a maximum of 6 (LMK1D2106) or 8 (LMK1D2108) LVDS outputs. The inputs can be LVDS, LVPECL, HCSL, CML, or LVCMOS.